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 
Abstract—In this paper, a CMOS differential operational 
transresistance amplifier (OTRA) is presented. The amplifier is 
designed and implemented in a standard umc90-nm CMOS 
technology. The differential OTRA provides wider bandwidth at high 
gain. It also shows much better rise and fall time and exhibits a very 
good input current dynamic range of െ50 to 50 μA. The OTRA can 
be used in many analog VLSI applications. The presented amplifier 
has high gain bandwidth product of 617.6 THz Ω. The total power 
dissipation of the presented amplifier is also very low and it is 0.21 
mW. 
 
Keywords—CMOS, differential, operational transresistance 
amplifier, OTRA, 90 nm, VLSI.  
I. INTRODUCTION 
HE OTRA is generally used in analog VLSI applications. 
In the past, a great interest has been devoted to the design 
of the OTRAs [1]-[4]. The bandwidth of a traditional 
operational amplifier is dependent on the closed loop voltage 
gain. On the other hand, OTRA is not slew limited like voltage 
op-amps. It can provide a high bandwidth which is 
independent of the gain. As a result, it does not suffer from 
constant gain-bandwidth product as in voltage op-amp circuits 
[5]. 
The block diagram of the OTRA is shown in Fig. 1. It is a 
three terminal analog building block that is defined by the 
following matrix equation [1]:  
 
൥
ାܸܸି
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൩ ൌ ൥
0 0 0
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൩               (1) 
 
where ܴ௠ is the transresistance gain. 
In the block diagram of the OTRA, the input terminals are 
virtually grounded, leading to circuits that are insensitive to 
stray capacitance [6], [7]. The output voltage is the difference 
of the two input currents multiplied by transresistance Rm. 
Ideally, the transresistance gain Rm approaches infinity and 
both the input and output terminals are characterized by low 
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impedance.  The transresistance gain Rm will apply external 
negative feedback which force the two input currents I+ and ିܫ  
to be equal. 
 
 
Fig. 1 Block diagram of the OTRA 
II. BASIC CONCEPTS 
The simplified traditional circuit of an OTRA is shown in 
Fig. 2. If channel length modulation factor λ and the 
transconductance parameter ߚ of the PMOS transistors are 
equal to those of NMOS transistors and if all current mirrors 
have bias current Ibias, then the transresistance Rm is given by 
[3], 
 
ܴ௠ ൌ ଵଶ஛୍ౘ౟౗౩                          (2)  
Suppose, all current mirrors are cascode current mirrors, 
then Rm is given as [8], 
 
ܴ௠ ൌ ሺ଴.ହఉ୍ౘ౟౗౩ሻ
మ
ሺ஛୍ౘ౟౗౩ሻమ                     (3)  
The traditional amplifier shown in Fig. 2 is connected as a 
non-inverting amplifier, as shown in Fig. 3. The voltage gain 
is given as 
 
௏బ
௏೔೙ ൌ
ோ೘ቀ భ೥భቁ
ଵାோ೘ቀ భ೥మቁ
                     (4) 
 
If ܴ௠ ቀ ଵ௭మቁ is much greater than 1, then the voltage gain is equal to z2/z1, which is the ideal voltage gain G. If Rm is 
represented as P(s)/Q(s), then (3) can be written as [3], 
 
௏బ
௏೔೙ ൌ ܩ
௉ሺ௦ሻ
௉ሺ௦ሻା௭మொሺ௦ሻ                  (5) 
 
In order for the poles and zeros of the voltage gain to be the 
same, z2 must remain same. So, the bandwidth of this circuit is 
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a constant. 
 
 
Fig. 2 Traditional circuit of an OTRA 
 
 
Fig. 3 Noninverting amplifier 
 
An inverting amplifier is shown in Fig. 4. Its voltage gain is 
given as, 
 
௏బ
௏೔೙ ൌ െ
ோ೘ቀ భ೥భቁ
ଵାோ೘ቀ భ೥మቁ
                   (6) 
 
Its bandwidth is also independent of the voltage gain. 
 
 
Fig. 4 Inverting amplifier 
III. THE PROPOSED DIFFERENTIAL OTRA  
The schematic diagram of the circuit we propose in this 
paper is shown in Fig. 5. In the proposed high open loop gain 
differential OTRA, a differential gain stage is used. This low 
power wide band OTRA is based on a common source 
amplifier [4] and the cascaded connection of the modified 
differential current conveyor (MDCC) [6]. The transistors 
M12-M15 produce the inverting output and the transistors 
M9-M11 produce the non-inverting output. In the proposed 
schematic, the DC offset current is reduced and the DC open 
loop transresistance gain is increased due the addition of the 
differential gain stage. 
If we assume that all the transistors are operating in the 
saturation region, then the current in the NMOS transistors is 
given by, 
 
ܫ஽ ൌ ௄ଶ ሺܸீ ௌ െ ்ܸ ሻଶ                  (7)  
where, 
 
ܭ ൌ ߤ௡ܥ௢௫ ௐ௅                     (8)  
and ்ܸ  is the threshold voltage given as, 
 
்ܸ ൌ ்ܸ ೚ ൅ ߛ൫ඥ ௌܸ஻ ൅ 2߮௙ െ ඥ2߮௙൯           (9) 
 
The current (IB) in each of the transistors M1, M2 and M3 is 
equal, because of the current mirrors formed by M4-M6. As a 
result, the gate to source voltages of M1, M2 and M3 are also 
equal. Hence, this forces the two input terminals to be 
virtually grounded. The common source amplifier M15 is used 
to achieve the high gain, while the transistor pairs (M5 and 
M6) and (M7 and M8) provide the current differencing 
operation. 
 
 
Fig. 5 The proposed differential OTRA 
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The proposed OTRA has smaller number of current mirrors 
than the OTRA proposed by Kafrawy and Soliman [1]. As the 
current mirrors are reduced in the proposed OTRA, this 
increases the frequency capabilities and also reduces the 
transistor mirror mismatch effect. Also, the proposed OTRA 
uses smaller number of transistors when compared with the 
Kafrawy and Soliman OTRA [1], which reduces the power 
dissipation. 
Consider a single pole model for the transresistance Rm, it 
can be written as, 
 
ܴ௠ሺݏሻ ൌ ோ೚ଵା ೞమഏ೑೚
                 (10) 
 
where ௢݂ and ܴ௢ are the transresistance cutoff frequency and the DC open loop gain respectively. For high frequency 
applications, the transresistance gain ܴ௠ሺݏሻ is expressed as, 
 
ܴ௠ሺݏሻ ൎ ଵ௦஼೛                  (11) 
 
where, 
 
ܥ௣ ൌ ଵோ೚ሺଶగ௙೚ሻ                  (12) 
IV. ANALYSIS AND VALIDATION RESULTS 
The circuit in Fig. 5 is designed and implemented in UMC 
1P-9M standard 90-nm CMOS technology. The simulations 
are carried out in Cadence IC615. Bias settings and transistor 
dimensions are shown in Table I. The biasing current is IB = 
29.1 μA and the biasing voltage is VB1 = െ0.9018 V. The 
layout of the circuit is shown in Fig. 6. The circuit occupies an 
effective area of 79 ൈ 53 μm2. 
Fig. 7 shows the output voltage of the circuit. This shows an 
input current dynamic range from െ50 t0 50 μA with the 
offset current of 0.09 μA. 
Fig. 8 shows the frequency characteristics of the open loop 
transresistance gain of the circuit. The DC open loop 
transresistance gain here is equal to 182.75 dB Ω with the gain 
bandwidth product of 617.6 THz Ω. 
    
 
Fig. 6 Layout of the proposed differential OTRA 
 
 
Fig. 7 Output voltage (Vo+) of the proposed differential OTRA 
 
Fig. 9 shows the transient response of the circuit. The rise 
time/fall time of the circuit is 0.024/0.97 ns. The settling time 
of the circuit is also measured giving a good settling time of 
4.88 μs. The total power dissipation of the circuit is measured 
to be equal to 0.21 mW. 
Table II summarizes the comparative advantage of the 
differential OTRA circuit with the OTRA circuits proposed in 
[1], [2] and [7]. It is clear that the proposed OTRA has more 
DC open loop transresistance gain and more gain bandwidth 
product than OTRA proposed in [1] and [7]. 
The open loop transresistance gain is increased from 163.2 
dBΩ to 182.75 dBΩ and the gain bandwidth product is 
increased from 57.6 THzΩ to 617.6 THzΩ when compared 
with [1]. Also, the proposed OTRA has lower power 
dissipation. The total number of transistors in the proposed 
circuit are also lesser in number than the OTRA proposed in 
[1] and [7]. In short, the proposed design has clear advantages 
over the OTRA circuits proposed in [1], [2] and [7]. 
 
TABLE I 
TRANSISTOR ASPECT RATIO OF PROPOSED CIRCUIT 
Transistors W (µm) L (µm) 
M1 – M3 30 1.25 
M4 – M6 90 1.25 
M7, M8 90 1.25 
M9, M10 5.25 0.25 
M11 0.25 1.25 
M12, M13 0.25 0.25 
M14, M15 0.25 1.25 
 
 
Fig. 8 Frequency characteristics of the open loop transresistance gain 
for the proposed circuit 
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TABLE II 
PERFORMANCE COMPARISON OF THE PROPOSED DIFFERENTIAL OTRA AND OTRA PRESENTED IN [1], [2] AND [7] 
Parameter OTRA proposed in [1] OTRA proposed in [2] OTRA proposed in [7] Proposed differential OTRA 
Power Supply (VDD, VSS) 1.5V, -1.5V 1.5V, -1.5V 2.5V, -2.5V 1.5V, -1.5V 
No. of Transistors 20 14 17 15 
Total Power dissipation 0.82 mW 0.709 mW 3.96 mW 0.21mW 
PSRR+ 186.8 dBΩ 90.2 dBΩ NA 198.7dBΩ 
PSRR- 150.1 dBΩ 97.3 dBΩ NA 163.4dBΩ 
Input current dynamic range -50 to 50µA -50 to 50 µA -20 to 20µA -50 to 50µA 
Offset current 0.1 µA 0.3 µA 0.15µA 0.09µA 
DC open loop transresistance gain 163.2 dBΩ 130 dBΩ 4.054dBΩ 182.75dBΩ 
Gain bandwidth product 57.6 THzΩ 3.16 THzΩ 39.8 GHzΩ 617.6THzΩ 
Transresistance gain B.W. (-3dB) 0.4 MHz 1 MHz NA 0.45MHz 
Rise Time/Fall Time 0.025/1.1 ns 0.023/1.74 ns NA 0.024/0.97ns 
 
 
Fig. 9 Transient Response of the proposed circuit 
 
V. CONCLUSION 
A modified CMOS differential OTRA is presented. The 
differential OTRA is designed and implanted in a standard 
umc90-nm CMOS technology. Simulation results show that 
the OTRA has high DC open loop transresistance gain and 
high gain bandwidth product. It also possesses lower offset 
current and lower power dissipation. A comparison between 
the proposed differential OTRA and the OTRAs given in [1], 
[2] and [7] proved the strength of the given circuit. 
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